Design For Test Engineer III (IC)
Arrow· US-CA-San Jose, California
onsite seen live 16h ago
Position: Design For Test Engineer III (IC) Job Description: What You'll Be Doing: DFT implementation for 3nm and 5nm Networking chips, IP DFT work RTL checks for scan-insertion compatibility using Synopsys Spyglass Scan-Insertion using Tessent TestKompress ATPG pattern
This link goes straight to the employer's workday page. We last confirmed it was open 16h ago.