Search / Altera

SOC Timing Engineer

Altera· Penang 15, Penang, Malaysia

seen live 1 day ago

Job Details: Job Description: As an STA design engineer candidate will be responsible for timing closure and signoff of FPGA/SoC and Subsystem timing. Candidate will be involved in static timing analysis, providing/deriving interface timing constraints to partitions and doing

Apply on Altera's site

This link goes straight to the employer's workday page. We last confirmed it was open 1 day ago.