Senior SOC Timing Engineer
Altera· Penang 15, Penang, Malaysia
senior seen live 10h ago
Job Details: Job Description: As an SOC Timing engineer candidate will be responsible for timing closure and signoff of FPGA/SoC and Subsystem timing. Candidate will be involved in static timing analysis, providing/deriving interface timing constraints to partitions and doing
This link goes straight to the employer's workday page. Posted 5 days ago.We last confirmed it was open 10h ago.